



1/17

Gate to common short defects in TFT array with double common line layout.



Explanation of pixel layout by showing four pixels in different process step.






FIG. 2

Simplified equivalent circuit of one cross point in TFT array






FIG. 3

Signal patterns to detect the short defect between gate and common lines.



Analysis of pixel voltages along the gate line with a short defect between gate and self-common lines when the signal patterns of Fig. 4 (a) is applied.



Analysis of pixel voltages along the gate line with a short defect between gate and self-common lines when the signal patterns of FIG. 4 (b) is applied.






FIG. 6

Calculation of pixel voltages (Vp (T4-5) of Fig. 5 - Vp (T5) of Fig. 6) along the gate line with a short defect between gate and self-common lines.





10/17

Analysis of pixel voltages along the gate line with a short defect between gate and adjacent-common lines when the signal patterns of FIG. 4 (b) is applied.




FIG. 9

11/17

Calculation of pixel voltages (Vp (T3-5) of Fig 8-Vp (T5) of Fig 9) along the gate line with a short defect between gate and adjacent-common lines.




FIG. 10




FIG. 11




FIG. 12

Defect Histogram that was obtained using ideal distribution of defect signals for defects d1, d2, and dn, where Vd1, Vd2, and Vdn are the representative defect signals for d1, d2 and dn, respectively, and the defect signal zones for the defects d1, d2 and dn.




FIG. 13

Realistic distribution of the defect signals for the defects d1, d2 and dn, where normal distribution function is used for each defect type.




FIG. 14

Explanation of pixel layout by showing four pixels in different process step.




FIG. 15

17/17
Example of the process flow for TFT-array




FIG. 16